

## 4 Mbit (256K×16/512K×8) Asynchronous XRAM

**January 2019**

### Features

- ◆ Asynchronous XRAM Memory
- ◆ High speed access time
  - ❖  $t_{AA} = 10/12 \text{ ns}$
- ◆ Low active power
  - ❖  $I_{CC} = 55 \text{ mA}$  at 80 MHz
- ◆ Low CMOS standby current
  - ❖  $I_{SB2} = 20 \text{ mA}$  (Typ)
- ◆ Operating voltage range: 2.2 V to 3.6 V
- ◆ Automatic power-down when deselected
- ◆ TTL-compatible inputs and outputs
- ◆ Available in 44-pin TSOP II package  
and 48-ball FBGA package

### Selection Guide

Description	Spec	Unit
Maximum access time	10/12	ns
Maximum operating current	75	mA
Maximum CMOS standby current	35	mA

### Functional Description

The XRAM is a new memory architecture designed to provide high-density and high-performance RAM at competitive price. The XRAM uses advanced DRAM technology and self-refresh architecture to significantly improve the memory density, performance and also simplify the user interface.

The XM8A25616V33A/XM8A51208V33A XRAM, which is functionally equivalent to asynchronous SRAM, is a high-performance, 4Mbits CMOS memory organized as 256K words by 16 bits and 512K words by 8 bits that supports an asynchronous SRAM interface.


To write to the device, take Chip Enables (CE) and Write Enable (WE) input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (DQ<sub>0</sub> through DQ<sub>7</sub>), is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (DQ<sub>8</sub> through DQ<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). To read from the device, take Chip Enables (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on DQ<sub>0</sub> to DQ<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on DQ<sub>8</sub> to DQ<sub>15</sub>. See the Truth Table on page 6 for a complete description of Read and Write modes.

The input or output pins (DQ<sub>0</sub> through DQ<sub>15</sub>) are placed in a high impedance state when the device is deselected (CE), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE and WE LOW). A burst mode pin (MODE) defines the order of the burst sequence. When tied HIGH, the interleaved burst sequence is selected. When tied LOW, the linear burst sequence is selected.


**Note:** Descriptions about BLE and BHE do not apply to XM8A51208V33A XRAM.

\*Products and specifications discussed herein are subject to change by XingMem without notice.

### Logic Block Diagram



**Figure 1 Logic Block Diagram - XM8A25616V33A**



**Figure 2 Logic Block Diagram - XM8A51208V33A**

## Contents

Features .....	1	Thermal Resistance .....	9
Selection Guide .....	1	AC Test Loads and Waveforms .....	10
Functional Description .....	1	Switching Characteristics .....	11
Logic Block Diagram.....	2	Switching Waveforms .....	12
Pin Configurations .....	4	Switching Waveforms (continued).....	13
Pin Definitions.....	6	Ordering Information.....	15
Truth Table.....	6	Ordering Code Definitions .....	16
Maximum Ratings.....	7	Package Diagrams .....	17
Operating Range .....	7	Acronyms .....	19
Electrical Characteristics.....	8	Document Conventions.....	20
Capacitance .....	9	Document Revision History .....	21


## Pin Configurations

NC	1	44	NC
NC	2	43	NC
A0	3	42	NC
A1	4	41	A18
A2	5	40	A17
A3	6	39	A16
A4	7	38	A15
CSn	8	37	OE <sub>n</sub>
DQ0	9	36	DQ7
DQ1	10	35	DQ6
VDD	11	34	VSS
VSS	12	33	VDD
DQ2	13	32	DQ5
DQ3	14	31	DQ4
WE <sub>n</sub>	15	30	A14
A5	16	29	A13
A6	17	28	A12
A7	18	27	A11
A8	19	26	A10
A9	20	25	NC
NC	21	24	NC
NC	22	23	NC


**Figure 3 XM8A51208V33A (512K × 8) 44-pin TSOP II pinout**

A0	1	44	A17
A1	2	43	A16
A2	3	42	A15
A3	4	41	OE <sub>n</sub>
A4	5	40	BHE <sub>n</sub>
CSn	6	39	BLE <sub>n</sub>
DQ0	7	38	DQ15
DQ1	8	37	DQ14
DQ2	9	36	DQ13
DQ3	10	35	DQ12
VDD	11	34	VSS
VSS	12	33	VDD
DQ4	13	32	DQ11
DQ5	14	31	DQ10
DQ6	15	30	DQ9
DQ7	16	29	DQ8
WE <sub>n</sub>	17	28	NC
A5	18	27	A14
A6	19	26	A13
A7	20	25	A12
A8	21	24	A11
A9	22	23	A10

**Figure 4 XM8A25616V33A (256K × 16) 44-pin TSOP II pinout**



**Figure 5 XM8A25616V33A (256K × 16) 48-Ball FBGA Single Chip Enable Package Code: BG**



**Figure 6 XM8A25616V33A (256K × 16) 48-Ball FBGA Dual Chip Enable Package Code: B2**

### Pin Definitions

Name	I/O	Description
V <sub>DD</sub>	Supply	Power.
V <sub>SS</sub>	Supply	Ground.
BLEn, BHEn	Input	Byte write enable signal, active LOW.
A0-A18	Input	Address inputs.
CEn, CE1n, CE2	Input	Chip enable signal, active LOW.
OEn	Input	Output enable signal, active LOW.
WE <sub>n</sub>	Input	Write enable signal, active LOW.
DQ0-DQ15	I/O	Data inputs/outputs.

**Note:**

For all dual chip enable device, CEn represents the logical combination of CE1n and CE2. When CEn is LOW, CE1n is LOW, CE2 is HIGH. When CEn is HIGH, CE1n is LOW or CE2 is HIGH.

### Truth Table

The Truth Table for parts XM8A25616V33A/XM8A51208V33A is as follows\*.

Mode	WE <sub>n</sub>	BLEn	BHEn	CEn	OEn	DQ0-DQ7	DQ8-DQ15
Not Selected	X	X	X	H	X	High-Z	High-Z
Output Disabled	H	X	X	L	H	High-Z	High-Z
Read	H	L	L	L	L	Data Out	Data Out
Read	H	L	H	L	L	High-Z	Data Out
Read	H	H	L	L	L	Data Out	High-Z
Write	L	L	L	L	H	Data In	Data In
Write	L	L	H	L	H	Data In	High-Z
Write	L	H	L	L	H	High-Z	Data In

**Note:**

Descriptions about BLEn and BHEn do not apply to XM8A51208V33A XRAM.

### Maximum Ratings

Item	Description
Storage temperature	-65 °C to + 150 °C
Ambient temperature with power applied	-55 °C to + 125 °C
Supply voltage on $V_{DD}$ relative to GND	-0.5 V to + 4.6 V
DC to outputs in tri-state	-0.5 V to $V_{DD} + 0.5$ V
DC input voltage	-0.5 V to $V_{DD} + 0.5$ V
Current into outputs (LOW)	20 mA
Static discharge voltage (per MIL-STD-883, method 3015)	>4000 V
Latch-up current	>200 mA

### Operating Range

Range	Ambient Temperature	$V_{DD}$ (3.3 V - 2.5 V)
Commercial	0 °C to + 70 °C	$V_{DD} - 5\% / + 10\%$
Industrial	-40 °C to + 85 °C	

## Electrical Characteristics

Over the Operating Range

Parameter	Description	Test Conditions	10/12ns			Unit	
			Min	Typ	Max		
V <sub>OH</sub>	Output HIGH Voltage	for 3.3 V I/O I <sub>OH</sub> = -4.0 mA	2.4	-	-	V	
		for 2.5 V I/O I <sub>OH</sub> = -1.0 mA	2	-	-	V	
V <sub>OL</sub>	Output LOW Voltage	for 3.3 V I/O I <sub>OL</sub> = 8.0 mA	-	-	0.4	V	
		for 2.5 V I/O I <sub>OL</sub> = 1.0 mA	-	-	0.4	V	
V <sub>IH</sub>	Input HIGH Voltage	for 3.3 V I/O	2	-	V <sub>DD</sub> + 0.3	V	
		for 2.5 V I/O	1.7	-	V <sub>DD</sub> + 0.3	V	
V <sub>IL</sub>	Input LOW Voltage	for 3.3 V I/O	-0.3	-	0.8	V	
		for 2.5 V I/O	-0.3	-	0.7	V	
I <sub>x</sub>	Input Leakage	GND ≤ V <sub>I</sub> ≤ V <sub>DD</sub>	-5	-	5	µA	
	Pull-up Pin	Input = V <sub>SS</sub>	-30	-	-	µA	
		Input = V <sub>DD</sub>	-	-	5	µA	
	Pull-down Pin	Input = V <sub>SS</sub>	-5	-	-	µA	
		Input = V <sub>DD</sub>	-	-	30	µA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>I</sub> ≤ V <sub>DD</sub> , output disabled	-5	-	5	µA	
I <sub>CC</sub>	Operating Supply Current	V <sub>DD</sub> = Max, I <sub>OZ</sub> = 0 mA, CMOS levels	f = 100MHz	-	60	75	mA
			f = 83.3MHz	-	55	70	mA
I <sub>SB1</sub>	Automatic CEn Power-down Current – TTL Inputs	Max V <sub>DD</sub> , CEn > V <sub>IH</sub> V <sub>IN</sub> > V <sub>IH</sub> or V <sub>IN</sub> < V <sub>IL</sub> , f = f <sub>MAX</sub>	-	-	45	mA	
I <sub>SB2</sub>	Automatic CEn Power-down Current – CMOS Inputs	Max V <sub>DD</sub> , CEn > V <sub>DD</sub> – 0.2 V V <sub>IN</sub> > V <sub>DD</sub> – 0.2 V or V <sub>IN</sub> < 0.2 V, f = 0	-	20	35	mA	

### Capacitance

Parameter	Description	Test Conditions	Max*	Unit
$C_{ADDRESS}$	Address input capacitance	$T_A = 25^\circ C, f = 1 \text{ MHz}, V_{DD} = 3.3 \text{ V}$	6	pF
$C_{DATA}$	Data input capacitance		5	pF
$C_{CTRL}$	Control input capacitance		8	pF
$C_{CLK}$	Clock input capacitance		6	pF
$C_{I/O}$	Input/output capacitance		5	pF


**Note:**

These parameters are guaranteed by design and tested by a sample basis only.

### Thermal Resistance

Parameter	Description	Test Conditions	TSOP	FBGA	Unit
$\theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, per EIA/JESD51.	TBD	TBD	°C/W
$\theta_{JC}$	Thermal resistance (junction to case)		TBD	TBD	°C/W

## AC Test Loads and Waveforms



Parameters	3.0 V	Unit
R1	317	Ω
R2	351	Ω
V <sub>TH</sub>	1.5	V
V <sub>HIGH</sub>	3	V

**Figure 7 AC Test Loads and Waveforms**

## Switching Characteristics


Over the Operating Range

Parameter	Description	10		12		Unit
		Min	Max	Min	Max	
<b>Read Cycle</b>						
t <sub>POWER</sub>	V <sub>DD</sub> to the first access	1000	-	1000	-	μs
t <sub>RC</sub>	Read cycle time	10	-	12	-	ns
t <sub>AA</sub>	Address to data valid	-	10	-	12	ns
t <sub>TOHA</sub>	Data hold from address change	9	-	11	-	ns
t <sub>ACE</sub>	CEn LOW to data valid	-	10	-	12	ns
t <sub>DOE</sub>	OEn LOW to data valid	-	3.4	-	3.4	ns
t <sub>LZOE</sub>	OEn LOW to low Z	3.1	-	3.1	-	ns
t <sub>HZOE</sub>	OEn HIGH to high Z	-	2.3	-	2.3	ns
t <sub>LZCE</sub>	CEn LOW to low Z	5.5	-	5.5	-	ns
t <sub>HZCE</sub>	CEn HIGH to high Z	-	5	-	5	ns
t <sub>PU</sub>	CEn LOW to power-up	-	-	-	-	ns
t <sub>PD</sub>	CEn HIGH to power-down	-	-	-	-	ns
t <sub>DBE</sub>	Byte enable to data valid	-	3.6	-	3.6	ns
t <sub>LZBE</sub>	Byte enable to low Z	3	-	3	-	ns
t <sub>HZBE</sub>	Byte disable to high Z	-	2.5	-	2.5	ns
<b>Write Cycle</b>						
t <sub>WC</sub>	Write cycle time	10	-	12	-	ns
t <sub>SCE</sub>	CEn LOW to write end	7	-	7	-	ns
t <sub>AW</sub>	Address setup to write end	6.4	-	6.4	-	ns
t <sub>HA</sub>	Address hold from write end	3.1	-	3.1	-	ns
t <sub>SA</sub>	Address setup to write start	0	-	0	-	ns
t <sub>PWE</sub>	WEn pulse width	0.7	-	0.7	-	ns
t <sub>SD</sub>	Data setup to write end	0	-	0	-	ns
t <sub>HD</sub>	Data hold from write end	2	-	2	-	ns
t <sub>LZWE</sub>	WEn HIGH to low Z	5.6	-	5.6	-	ns
t <sub>HZWE</sub>	WEn LOW to high Z	-	5	-	5	ns
t <sub>BW</sub>	Byte enable to end of write	0.8	-	0.8	-	ns


**Note:**

These parameters are guaranteed by design and tested by a sample basis only.

## Switching Waveforms



**Figure 8 Read Cycle Timing**




**Figure 9 Address Transition Controlled Read Cycle Timing**


### Notes:

1. The waveform that involves BHEn and BLEn does not apply to XM8A51208V33A XRAM.
2. During the address transition controlled read cycle, CEn is LOW, OEn is LOW, and WEn is in the state of don't care.

### Switching Waveforms (continued)




**Figure 10 CE<sub>n</sub> Controlled Write Cycles**



**Figure 11 WE<sub>n</sub> Controlled Write Cycles**

**Note:**

The waveform that involves BHE<sub>n</sub> and BLE<sub>n</sub> does not apply to XM8A51208V33A XRAM.



**Figure 12 BLEn/BHEn Controlled Write Cycles**

**Note:**

The waveform that involves BHEn and BLEn does not apply to XM8A51208V33A XRAM.


## Ordering Information

The table below contains only the parts that are currently available. If you don't see what you are looking for, please contact your local sales representative.

<b>Speed (ns)</b>	<b>Ordering Code x 16</b>	<b>Package Type</b>	<b>Operating Range</b>
10	XM8A25616V33A10T2CT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
	XM8A25616V33A10T2IT	TSOP II 44 (10 × 18.4 × 1.2mm)	industrial
	XM8A25616V33A10BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
	XM8A25616V33A10BGIT	FBGA48 (6 × 8 × 1.2mm)	industrial
	XM8A25616V33A10B2CT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	Commercial
	XM8A25616V33A10B2IT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	industrial
12	XM8A25616V33A12T2CT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
	XM8A25616V33A12T2IT	TSOP II 44 (10 × 18.4 × 1.2mm)	industrial
	XM8A25616V33A12BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
	XM8A25616V33A12BGIT	FBGA48 (6 × 8 × 1.2mm)	industrial
	XM8A25616V33A12B2CT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	Commercial
	XM8A25616V33A12B2IT	FBGA48 (6 × 8 × 1.2mm) Dual Chip Enable	industrial

<b>Speed (ns)</b>	<b>Ordering Code x 8</b>	<b>Package Type</b>	<b>Operating Range</b>
10	XM8A51208V33A10T2CT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
	XM8A51208V33A10T2IT	TSOP II 44 (10 × 18.4 × 1.2mm)	industrial
	XM8A51208V33A10BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
	XM8A51208V33A10BGIT	FBGA48 (6 × 8 × 1.2mm)	industrial
12	XM8A51208V33A12T2CT	TSOP II 44 (10 × 18.4 × 1.2mm)	Commercial
	XM8A51208V33A12T2IT	TSOP II 44 (10 × 18.4 × 1.2mm)	industrial
	XM8A51208V33A12BGCT	FBGA48 (6 × 8 × 1.2mm)	Commercial
	XM8A51208V33A12BGIT	FBGA48 (6 × 8 × 1.2mm)	industrial

## Ordering Code Definitions



## Package Diagrams





Figure 13 44-pin TSOP II (10 × 18.4 × 1.20 mm) Package Outline



4. REFERENCE SPECIFICATIONS:
    - A. AWW SPEC #001-2234: PACKING OPERATION PROCEDURE
    - B. AWW SPEC #001-2062: MARKING
  3. PRIMARY DATUM C AND SEATING PLANE ARE DEFINED BY THE SPHERICAL CROWNS OF THE SOLDER BALLS
  2. DIMENSION IS MEASURED AT THE MAXIMUM SOLDER BALL DIAMETER, PARALLEL TO PRIMARY DATUM C
  1. ALL DIMENSIONS AND TOLERANCES CONFORM TO ASME Y14.5 – 2009
- NOTES: UNLESS OTHERWISE SPECIFIED

**Figure 14 48-ball FBGA (6 × 8 × 1.2mm) Package Outline**

**Acronyms**

Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
CE	Chip Enable
I/O	Input/Output
OE	Output Enable
XRAM	X-Type Random Access Memory
SRAM	Static Random Access Memory
WE	Write Enable

## Document Conventions

### Units of Measure

Symbol	Unit of Measure
°C	degree Celsius
MHz	megahertz
µA	microampere
mA	milliampere
mm	millimeter
ms	millisecond
ns	nanosecond
pF	picofarad
V	volt
W	watt

### Document Revision History

Date	Version	Changes
Jan 29, 2019	Rev. A1	New datasheet.
April 03, 2019	Rev. A2	Updated Figure 8.